EXPEDITED PROCEDURE – EXAMINING GROUP 2128

<u>S/N 09/941,068</u> <u>PATENT</u>

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Qiyong Bian

Examiner: Thai Q. Phan

Serial No.:

09/941,068

Group Art Unit: 2128

Filed:

August 28, 2001

Docket No.: 303.741US1

Title:

CO-SIMULATION OF VERILOG/PLI AND SYSTEM C MODULES USING

REMOTE PROCEDURE CALL

DECLARATION UNDER 37 C.F.R. § 1.131

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

This declaration is submitted under 37 C.F.R. §1.131 to establish invention of the subject matter of the rejected claims prior to April 23, 2001.

- I, Qiyong Bian, do hereby declare:
- I was an employee of Micron Technology, Inc. of Boise, Idaho, the assignee of the above-identified U.S. patent application on the filing date of the application.
- 2. I believe I am the inventor of the inventive subject matter described and shown in the present application.
- 3. Prior to April 23, 2001, the inventive subject matter that is shown in Figures 1-3, described in the application, and claimed in the corresponding claims of the present application, was completed in the United States as evidenced by the following:
 - a. Prior to April 23, 2001, having earlier conceived the subject matter in the United States, I made the invention disclosure shown in Exhibit A (1 page) which is the first page of an invention disclosure form I submitted. Exhibit A describes the claimed systems, methods, and computer programs. This disclosure includes such systems, methods, and computer programs for co-simulation of Verilog/PLI and System C Modules Using Remote Procedure Calls. The subject matter described in Exhibit A adds

DECLARATION UNDER 37 C.F.R. § 1.131

Serial Number: 09/941,068

Filing Date: August 28, 2001

Title: CO-SIMULATION OF VERILOG/PLI AND SYSTEM C MODULES USING REMOTE PROCEDURE CALL

Dkt: 303.741US1

Page 2

a client function/server function to the Verilog/PLI module and System C module for the exchange of parameters using the Remote Procedure Call. This enables clock-accurate Verilog/PLI and System C Co-simulation. The dates deleted from Exhibit A are prior to April 23, 2001. The invention disclosure contributed to the subject matter included in the

present application.

b. The subject matter of the present application actually reduced to practice prior to

April 23, 2001.

Exhibits B, C, and D are printouts from the systems of Micron Technology, Inc. c.

counsel further showing that the invention was pursued subsequent to its actual reduction

to practice. Exhibit B is a printout showing a corresponding file was opened by counsel.

Exhibits C and D are printouts of counsel's electronic records evidencing the several

drafts that were prepared by counsel and exchanged with me while diligently working

toward the filing of the application on August 28, 2001.

I further declare that all statements made herein of my own knowledge are true and that 4.

all statements made on information and belief are believed to be true, and further that these

statements are made with the knowledge that willful false statements and the like are punishable

by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and

that such willful false statements may jeopardize the validity of this application or any patent

issuing thereon.

Date: Mar 20, 2006